| Age | Commit message (Expand) | Author |
|---|---|---|
| 2024-02-20 | rtl/core/cp15: implement thread-local CP15 registers (from v7 spec), required... | Alejandro Soto |
| 2024-02-20 | rtl: refactor filenames and directory hierarchy | Alejandro Soto |
| 2022-12-16 | Add cp15 cyclecnt clock source | Alejandro Soto |
| 2022-12-10 | Implement rest of cp15 registers | Alejandro Soto |
| 2022-12-09 | Implement CP15 ID register | Alejandro Soto |
| 2022-11-01 | Add cp15 primary register map | Alejandro Soto |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |