| Age | Commit message (Expand) | Author |
|---|---|---|
| 2022-10-17 | Fix data hazards in nzcv and PC increment | Alejandro Soto |
| 2022-10-16 | Rename cycles as control | Alejandro Soto |
![]() |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |
| Age | Commit message (Expand) | Author |
|---|---|---|
| 2022-10-17 | Fix data hazards in nzcv and PC increment | Alejandro Soto |
| 2022-10-16 | Rename cycles as control | Alejandro Soto |