| Age | Commit message (Expand) | Author |
|---|---|---|
| 2024-04-27 | mk: implement peakrdl support | Alejandro Soto |
| 2024-03-09 | mk/verilator: add output line to sim | Alejandro Soto |
| 2024-03-03 | rtl: add dma_axi32 | Alejandro Soto |
| 2024-02-20 | mk: implement support for quartus synthesis | Alejandro Soto |
| 2024-02-20 | mk: add enable_prof flag for verilator | Alejandro Soto |
| 2024-02-20 | mk: initial commit | Alejandro Soto |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |