summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2022-10-23Compile sim tests with debug infoAlejandro Soto
2022-10-23Add sim test: shiftsAlejandro Soto
2022-10-23Fix PC writeback hazardAlejandro Soto
2022-10-23Add sim test: stackAlejandro Soto
2022-10-23Fix ldm writebackAlejandro Soto
2022-10-23Fix zero-extended (lsr) vs sign-extended (asr) shiftsAlejandro Soto
2022-10-23Fix bad decoding of second-operand immediatesAlejandro Soto
2022-10-18Add sim test: control_flowAlejandro Soto
2022-10-18Implement branch with linkAlejandro Soto
2022-10-18Add sim test: multAlejandro Soto
2022-10-18Print simulator command line on test failureAlejandro Soto
2022-10-18Support skipping testsAlejandro Soto
2022-10-18Support program counter in --dump-regsAlejandro Soto
2022-10-18Implement undefined instruction exceptionsAlejandro Soto
2022-10-18Implement register initialization in simAlejandro Soto
2022-10-17Break sub-100MHz critical path involving wb_alu_flagsAlejandro Soto
2022-10-17Add instruction listAlejandro Soto
2022-10-17Move pitfalls.txt to doc/Alejandro Soto
2022-10-17Add LICENSEAlejandro Soto
2022-10-17Break false dependency on r0 for MOV/MVNAlejandro Soto
2022-10-17Use negative clock edge for register file in Verilator buildsAlejandro Soto
2022-10-17Fix unsafe decode signalsAlejandro Soto
2022-10-17Improve sim.py outputAlejandro Soto
2022-10-17Fix data hazards in nzcv and PC incrementAlejandro Soto
2022-10-16Implement register dumpsAlejandro Soto
2022-10-16Add C simulation testbenchAlejandro Soto
2022-10-16Add original simulation testbenchAlejandro Soto
2022-10-16Add flake.nixAlejandro Soto
2022-10-16Implement simulation testbenchesAlejandro Soto
2022-10-16Rename cycles as controlAlejandro Soto
2022-10-16Move isa.sv to core/decodeAlejandro Soto
2022-10-16Set core clock target to 100MHzAlejandro Soto
2022-10-15Fix flags and writeback hazardsAlejandro Soto
2022-10-15Fix branch target calculationAlejandro Soto
2022-10-15Rework bus architectureAlejandro Soto
2022-10-09Implement most memory transactionsAlejandro Soto
2022-10-09Pipeline flags writeback (breaks combinational data dependencies)Alejandro Soto
2022-10-08Fix writes to PCAlejandro Soto
2022-10-08Implement LDR/STR decodeAlejandro Soto
2022-10-08Rename EXECUTE cycle as ISSUEAlejandro Soto
2022-10-03Fix pipeline hazardsAlejandro Soto
2022-10-02Split decoding of flexible second operand out of data instructionsAlejandro Soto
2022-10-02Make the fetch stage use the bus arbiterAlejandro Soto
2022-10-02Add MMU bus arbiterAlejandro Soto
2022-10-02Use @(posedge clk) in register filesAlejandro Soto
2022-10-02Major shifter-ALU redesignAlejandro Soto
The shifter unit now works in parallel with the ALU and is no longer part of it. Instructions that use the shifter as input to the ALU will now take an additional cycle, unless the control unit can detect a "trivial shift" situation where the shifter's output will be the same as its input. This change improves Fmax substantially.
2022-09-27Switch from operand forwarding to next insn stalls (improves Fmax)Alejandro Soto
2022-09-27Fix branching bugsAlejandro Soto
2022-09-27Add simple loop execution testbenchAlejandro Soto
2022-09-27Implement branching in fetch stageAlejandro Soto
generated by cgit v1.2.3 (git 2.25.1) at 2026-04-17 18:00:43 +0000