| Age | Commit message (Expand) | Author |
|---|---|---|
| 2022-11-06 | Add dsp_mul IP variation | Alejandro Soto |
| 2022-10-16 | Implement simulation testbenches | Alejandro Soto |
| 2022-09-18 | Rename data_rw to data_wr in bus master | Alejandro Soto |
| 2022-09-02 | Fix output buffer atom errors | Alejandro Soto |
| 2022-09-02 | Add hps_0 platform design | Alejandro Soto |
| 2022-09-01 | Initial commit | Alejandro Soto |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |