summaryrefslogtreecommitdiff
path: root/bus_test.stp
diff options
context:
space:
mode:
Diffstat (limited to 'bus_test.stp')
-rw-r--r--bus_test.stp359
1 files changed, 351 insertions, 8 deletions
diff --git a/bus_test.stp b/bus_test.stp
index 8d8e849..1831471 100644
--- a/bus_test.stp
+++ b/bus_test.stp
@@ -1,10 +1,11 @@
<session jtag_chain="DE-SoC [1-4]" jtag_device="@2: 5CSE(BA5|MA5)/5CSTFD5D5/.. (0x02D120DD)" sof_file="">
<display_tree gui_logging_enabled="0">
<display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
+ <display_branch instance="vram" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
</display_tree>
<mnemonics/>
<static_plugin_mnemonics/>
- <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
+ <instance enabled="false" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
<node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
<signal_set global_temp="1" is_expanded="true" name="signal_set: 2022/11/13 02:59:28 #0">
<clock name="clk_clk" polarity="posedge" tap_mode="classic"/>
@@ -615,7 +616,7 @@
<presentation>
<unified_setup_data_view>
<node data_index="261" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="platform:plat|bus_master:master_0|rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="261" tap_mode="classic" trigger_index="1" type="unknown"/>
- <node data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="arm810:core|halt" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="0" type="unknown"/>
+ <node data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="arm810:core|halt" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="0" type="unknown"/>
<node data_index="295" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="platform:plat|bus_master:master_0|write" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="295" tap_mode="classic" trigger_index="164" type="unknown"/>
<node data_index="260" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="platform:plat|bus_master:master_0|ready" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="260" tap_mode="classic" trigger_index="129" type="unknown"/>
<node is_selected="false" level-0="alt_or" name="platform:plat|bus_master:master_0|addr[29..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
@@ -931,7 +932,7 @@
</unified_setup_data_view>
<data_view>
<net data_index="261" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="platform:plat|bus_master:master_0|rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="261" tap_mode="classic" trigger_index="1" type="unknown"/>
- <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="arm810:core|halt" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="0" type="unknown"/>
+ <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="arm810:core|halt" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="0" type="unknown"/>
<net data_index="295" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="platform:plat|bus_master:master_0|write" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="295" tap_mode="classic" trigger_index="164" type="unknown"/>
<net data_index="260" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="platform:plat|bus_master:master_0|ready" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="260" tap_mode="classic" trigger_index="129" type="unknown"/>
<bus is_selected="false" level-0="alt_or" name="platform:plat|bus_master:master_0|addr[29..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
@@ -1247,7 +1248,7 @@
</data_view>
<setup_view>
<net data_index="261" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="platform:plat|bus_master:master_0|rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="261" tap_mode="classic" trigger_index="1" type="unknown"/>
- <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="arm810:core|halt" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="0" type="unknown"/>
+ <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="arm810:core|halt" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="0" type="unknown"/>
<net data_index="295" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="platform:plat|bus_master:master_0|write" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="295" tap_mode="classic" trigger_index="164" type="unknown"/>
<net data_index="260" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="platform:plat|bus_master:master_0|ready" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="260" tap_mode="classic" trigger_index="129" type="unknown"/>
<bus is_selected="false" level-0="alt_or" name="platform:plat|bus_master:master_0|addr[29..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
@@ -1564,11 +1565,10 @@
<trigger_in_editor/>
<trigger_out_editor/>
</presentation>
- <trigger CRC="DC01223B" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2022/11/13 02:59:28 #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="512" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
+ <trigger CRC="DC01223B" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2022/11/13 02:59:28 #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="512" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
<power_up_trigger position="pre" storage_qualifier_disabled="no"/>
<events use_custom_flow_control="no">
- <level editor="basic_or" enabled="yes" name="condition1" type="advanced">
- <power_up enabled="yes">
+ <level editor="basic_or" enabled="yes" name="condition1" type="advanced"><power_up enabled="yes">
<power_up_expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'arm810:core|halt') && variable(1))), ((mbpm('X', 'platform:plat|bus_master:master_0|rst_n') && variable(1)))})]]>
</power_up_expression>
</power_up><expression><![CDATA[alt_reduction(alt_or, {((mbpm('E', 'arm810:core|halt') && variable(1))), ((mbpm('E', 'platform:plat|bus_master:master_0|rst_n') && variable(1)))})]]>
@@ -1615,7 +1615,7 @@
</position_info>
</instance>
<global_info>
- <single attribute="active instance" value="0"/>
+ <single attribute="active instance" value="1"/>
<single attribute="config widget visible" value="1"/>
<single attribute="data log widget visible" value="1"/>
<single attribute="hierarchy widget height" value="124"/>
@@ -1628,4 +1628,347 @@
<multi attribute="frame size" size="2" value="1360,713"/>
<multi attribute="jtag widget size" size="2" value="385,157"/>
</global_info>
+ <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" name="vram" source_file="sld_signaltap.vhd">
+ <node_ip_info instance_id="1" mfg_id="110" node_id="0" version="6"/>
+ <position_info>
+ <single attribute="setup vertical scroll position" value="2"/>
+ <single attribute="setup horizontal scroll position" value="0"/>
+ <single attribute="active tab" value="1"/>
+ </position_info>
+ <signal_set global_temp="1" name="signal_set: 2022/11/14 23:53:41 #0">
+ <clock name="platform:plat|vga:vga_controller_0|clk" polarity="posedge" tap_mode="classic"/>
+ <config pipeline_level="1" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="256" trigger_in_enable="no" trigger_out_enable="no"/>
+ <top_entity/>
+ <signal_vec>
+ <trigger_input_vec>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[0]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[10]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[11]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[12]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[13]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[14]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[15]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[16]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[17]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[18]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[19]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[1]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[20]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[21]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[22]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[23]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[24]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[25]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[2]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[3]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[4]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[5]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[6]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[7]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[8]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[9]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_read" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[0]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[10]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[11]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[12]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[13]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[14]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[15]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[1]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[2]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[3]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[4]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[5]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[6]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[7]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[8]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[9]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdatavalid" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_waitrequest" tap_mode="classic"/>
+ </trigger_input_vec>
+ <data_input_vec>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[0]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[10]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[11]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[12]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[13]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[14]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[15]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[16]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[17]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[18]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[19]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[1]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[20]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[21]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[22]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[23]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[24]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[25]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[2]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[3]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[4]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[5]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[6]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[7]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[8]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[9]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_read" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[0]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[10]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[11]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[12]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[13]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[14]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[15]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[1]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[2]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[3]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[4]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[5]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[6]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[7]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[8]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[9]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdatavalid" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_waitrequest" tap_mode="classic"/>
+ </data_input_vec>
+ <storage_qualifier_input_vec>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[0]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[10]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[11]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[12]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[13]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[14]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[15]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[16]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[17]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[18]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[19]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[1]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[20]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[21]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[22]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[23]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[24]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[25]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[2]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[3]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[4]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[5]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[6]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[7]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[8]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_address[9]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_read" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[0]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[10]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[11]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[12]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[13]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[14]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[15]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[1]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[2]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[3]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[4]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[5]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[6]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[7]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[8]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdata[9]" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_readdatavalid" tap_mode="classic"/>
+ <wire name="platform:plat|vga:vga_controller_0|avl_waitrequest" tap_mode="classic"/>
+ </storage_qualifier_input_vec>
+ </signal_vec>
+ <presentation>
+ <unified_setup_data_view>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_read" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdatavalid" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="platform:plat|vga:vga_controller_0|avl_waitrequest" tap_mode="classic" type="combinatorial"/>
+ <node is_selected="false" level-0="alt_or" name="platform:plat|vga:vga_controller_0|avl_address[25..0]" order="msb_to_lsb" type="combinatorial">
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[25]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[24]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[23]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[22]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[21]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[20]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[19]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[18]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[17]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[16]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[15]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[14]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[13]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[12]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[11]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[10]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[9]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[8]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[7]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[6]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[5]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[4]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[3]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[2]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[1]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[0]" tap_mode="classic" type="combinatorial"/>
+ </node>
+ <node is_selected="false" level-0="alt_or" name="platform:plat|vga:vga_controller_0|avl_readdata[15..0]" order="msb_to_lsb" type="combinatorial">
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[15]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[14]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[13]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[12]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[11]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[10]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[9]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[8]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[7]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[6]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[5]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[4]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[3]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[2]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[1]" tap_mode="classic" type="combinatorial"/>
+ <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[0]" tap_mode="classic" type="combinatorial"/>
+ </node>
+ </unified_setup_data_view>
+ <data_view>
+ <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_read" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
+ <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdatavalid" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
+ <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="platform:plat|vga:vga_controller_0|avl_waitrequest" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
+ <bus is_selected="false" level-0="alt_or" name="platform:plat|vga:vga_controller_0|avl_address[25..0]" order="msb_to_lsb" type="combinatorial">
+ <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[25]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
+ <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[24]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
+ <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[23]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
+ <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[22]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
+ <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[21]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
+ <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[20]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
+ <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[19]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
+ <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[18]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
+ <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[17]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
+ <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[16]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
+ <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[15]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
+ <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[14]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
+ <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[13]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
+ <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[12]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
+ <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[11]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
+ <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[10]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
+ <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[9]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
+ <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[8]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
+ <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[7]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
+ <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[6]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
+ <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[5]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
+ <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[4]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
+ <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[3]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
+ <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[2]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
+ <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[1]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
+ <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
+ </bus>
+ <bus is_selected="false" level-0="alt_or" name="platform:plat|vga:vga_controller_0|avl_readdata[15..0]" order="msb_to_lsb" type="combinatorial">
+ <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[15]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
+ <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[14]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
+ <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[13]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
+ <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[12]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
+ <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[11]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
+ <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[10]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
+ <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[9]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
+ <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[8]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
+ <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[7]" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
+ <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[6]" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
+ <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[5]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
+ <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[4]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
+ <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[3]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
+ <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[2]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
+ <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[1]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
+ <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[0]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
+ </bus>
+ </data_view>
+ <setup_view>
+ <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_read" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
+ <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdatavalid" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
+ <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="platform:plat|vga:vga_controller_0|avl_waitrequest" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
+ <bus is_selected="false" level-0="alt_or" name="platform:plat|vga:vga_controller_0|avl_address[25..0]" order="msb_to_lsb" type="combinatorial">
+ <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[25]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
+ <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[24]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
+ <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[23]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
+ <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[22]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
+ <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[21]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
+ <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[20]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
+ <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[19]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
+ <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[18]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
+ <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[17]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
+ <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[16]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
+ <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[15]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
+ <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[14]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
+ <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[13]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
+ <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[12]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
+ <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[11]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
+ <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[10]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
+ <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[9]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
+ <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[8]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
+ <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[7]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
+ <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[6]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
+ <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[5]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
+ <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[4]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
+ <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[3]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
+ <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[2]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
+ <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[1]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
+ <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_address[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
+ </bus>
+ <bus is_selected="false" level-0="alt_or" name="platform:plat|vga:vga_controller_0|avl_readdata[15..0]" order="msb_to_lsb" type="combinatorial">
+ <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[15]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
+ <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[14]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
+ <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[13]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
+ <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[12]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
+ <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[11]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
+ <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[10]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
+ <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[9]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
+ <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[8]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
+ <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[7]" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
+ <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[6]" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
+ <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[5]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
+ <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[4]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
+ <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[3]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
+ <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[2]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
+ <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[1]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
+ <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="platform:plat|vga:vga_controller_0|avl_readdata[0]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
+ </bus>
+ </setup_view>
+ <trigger_in_editor/>
+ <trigger_out_editor/>
+ </presentation>
+ <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2022/11/14 23:53:41 #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
+ <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
+ <events use_custom_flow_control="no">
+ <level enabled="yes" name="condition1" type="basic">'platform:plat|vga:vga_controller_0|avl_waitrequest' == rising edge
+ <power_up enabled="yes">
+ </power_up>
+ <op_node/>
+ </level>
+ </events>
+ <storage_qualifier_events>
+ <transitional>111111111111111111111111111111111111111111111
+ <pwr_up_transitional>111111111111111111111111111111111111111111111</pwr_up_transitional>
+ </transitional>
+ <storage_qualifier_level type="basic">
+ <power_up>
+ </power_up>
+ <op_node/>
+ </storage_qualifier_level>
+ <storage_qualifier_level type="basic">
+ <power_up>
+ </power_up>
+ <op_node/>
+ </storage_qualifier_level>
+ <storage_qualifier_level type="basic">
+ <power_up>
+ </power_up>
+ <op_node/>
+ </storage_qualifier_level>
+ </storage_qualifier_events>
+ </trigger>
+ </signal_set>
+ </instance>
</session>