summaryrefslogtreecommitdiff
path: root/smp_hw.tcl
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2023-11-15 19:10:34 -0600
committerAlejandro Soto <alejandro@34project.org>2023-11-16 16:43:59 -0600
commit87a42e555bf952047e287f4c7810cd538595d5af (patch)
treed08db58fc3484bae6d63e5b2d69e66bf8c11cf95 /smp_hw.tcl
parentba803067cb54edece9ffa8b92f9bb97317d082e5 (diff)
rtl/smp: implement SMP dead/alive handling
Diffstat (limited to 'smp_hw.tcl')
-rw-r--r--smp_hw.tcl4
1 files changed, 4 insertions, 0 deletions
diff --git a/smp_hw.tcl b/smp_hw.tcl
index f96039e..a853287 100644
--- a/smp_hw.tcl
+++ b/smp_hw.tcl
@@ -132,6 +132,7 @@ set_interface_property cpu_0 SVD_ADDRESS_GROUP ""
add_interface_port cpu_0 halt_0 halt Output 1
add_interface_port cpu_0 step_0 step Output 1
+add_interface_port cpu_0 cpu_alive_0 cpu_alive Input 1
add_interface_port cpu_0 cpu_halted_0 cpu_halted Input 1
add_interface_port cpu_0 breakpoint_0 breakpoint Input 1
@@ -149,6 +150,7 @@ set_interface_property cpu_1 CMSIS_SVD_VARIABLES ""
set_interface_property cpu_1 SVD_ADDRESS_GROUP ""
add_interface_port cpu_1 breakpoint_1 breakpoint Input 1
+add_interface_port cpu_1 cpu_alive_1 cpu_alive Input 1
add_interface_port cpu_1 cpu_halted_1 cpu_halted Input 1
add_interface_port cpu_1 halt_1 halt Output 1
add_interface_port cpu_1 step_1 step Output 1
@@ -167,6 +169,7 @@ set_interface_property cpu_2 CMSIS_SVD_VARIABLES ""
set_interface_property cpu_2 SVD_ADDRESS_GROUP ""
add_interface_port cpu_2 breakpoint_2 breakpoint Input 1
+add_interface_port cpu_2 cpu_alive_2 cpu_alive Input 1
add_interface_port cpu_2 cpu_halted_2 cpu_halted Input 1
add_interface_port cpu_2 halt_2 halt Output 1
add_interface_port cpu_2 step_2 step Output 1
@@ -185,6 +188,7 @@ set_interface_property cpu_3 CMSIS_SVD_VARIABLES ""
set_interface_property cpu_3 SVD_ADDRESS_GROUP ""
add_interface_port cpu_3 breakpoint_3 breakpoint Input 1
+add_interface_port cpu_3 cpu_alive_3 cpu_alive Input 1
add_interface_port cpu_3 cpu_halted_3 cpu_halted Input 1
add_interface_port cpu_3 halt_3 halt Output 1
add_interface_port cpu_3 step_3 step Output 1