summaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2022-12-14 22:26:37 -0600
committerAlejandro Soto <alejandro@34project.org>2022-12-16 16:29:10 -0600
commitae7fd6a060c9bb1ce9db83f8eb23fa19e8fa0e7a (patch)
tree83a1075065c5529a667941df077cf9ba8d664149 /sim
parentef151fffb14eac19a19121dfb4c1e015e7470038 (diff)
Implement branch history (simulation only)
Diffstat (limited to 'sim')
-rwxr-xr-xsim/sim.py6
1 files changed, 6 insertions, 0 deletions
diff --git a/sim/sim.py b/sim/sim.py
index 03d45c7..b45ca7e 100755
--- a/sim/sim.py
+++ b/sim/sim.py
@@ -73,12 +73,18 @@ all_regs = [
('far', 'far'),
('fsr', 'fsr'),
('dacr', 'dacr'),
+ ('bh0', 'bh0'),
+ ('bh1', 'bh1'),
+ ('bh2', 'bh2'),
+ ('bh3', 'bh3'),
]
regs = {}
read_reg = lambda r: regs.setdefault(r, 0)
+do_output = None
output_buffer = None
+
def out(*args, **kwargs):
global output_buffer