summaryrefslogtreecommitdiff
path: root/rtl
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2022-11-15 16:25:41 -0600
committerAlejandro Soto <alejandro@34project.org>2022-11-15 16:25:49 -0600
commit044558e53d50ebd053abc76930723c9d7f606569 (patch)
tree96dc73fe0a829579197f1887277dbb4c2b8e31f6 /rtl
parent22ef9a701d58d5e9d965793785241ad4aab29469 (diff)
Replace vga_controller with streaming Altera IP
Diffstat (limited to 'rtl')
-rw-r--r--rtl/top/conspiracion.sv24
-rw-r--r--rtl/vga.sv3
2 files changed, 19 insertions, 8 deletions
diff --git a/rtl/top/conspiracion.sv b/rtl/top/conspiracion.sv
index 62eb9c1..450af54 100644
--- a/rtl/top/conspiracion.sv
+++ b/rtl/top/conspiracion.sv
@@ -30,14 +30,14 @@ module conspiracion
output wire vram_wire_ras_n,
output wire vram_wire_we_n,
output wire [7:0] pio_leds,
- output wire vga_controller_0_dac_clk,
- output wire vga_controller_0_dac_hsync,
- output wire vga_controller_0_dac_vsync,
- output wire vga_controller_0_dac_blank_n,
- output wire vga_controller_0_dac_sync_n,
- output wire [7:0] vga_controller_0_dac_r,
- output wire [7:0] vga_controller_0_dac_g,
- output wire [7:0] vga_controller_0_dac_b
+ output wire vga_dac_clk,
+ output wire vga_dac_hsync,
+ output wire vga_dac_vsync,
+ output wire vga_dac_blank_n,
+ output wire vga_dac_sync_n,
+ output wire [7:0] vga_dac_r,
+ output wire [7:0] vga_dac_g,
+ output wire [7:0] vga_dac_b
);
logic[29:0] addr;
@@ -93,6 +93,14 @@ module conspiracion
.pll_0_reset_reset(0), //TODO: reset controller, algún día
.pio_0_external_connection_export(pio_leds),
.sys_sdram_pll_0_sdram_clk_clk(vram_wire_clk),
+ .vga_dac_CLK(vga_dac_clk),
+ .vga_dac_HS(vga_dac_hsync),
+ .vga_dac_VS(vga_dac_vsync),
+ .vga_dac_BLANK(vga_dac_blank_n),
+ .vga_dac_SYNC(vga_dac_sync_n),
+ .vga_dac_R(vga_dac_r),
+ .vga_dac_G(vga_dac_g),
+ .vga_dac_B(vga_dac_b),
.*
);
diff --git a/rtl/vga.sv b/rtl/vga.sv
index d720578..e3ba04b 100644
--- a/rtl/vga.sv
+++ b/rtl/vga.sv
@@ -120,6 +120,9 @@ module vga
B: current = read_b;
endcase
+ if(!next_active)
+ current = {$bits(current){1'b0}};
+
if(x != H_TOTAL - 1) begin
next_x = x + 1;
next_y = y;