summaryrefslogtreecommitdiff
path: root/rtl/top
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2022-11-15 23:18:09 -0600
committerAlejandro Soto <alejandro@34project.org>2022-11-15 23:31:30 -0600
commitd9dfa098323bc9ffdc9e976bd4106efc75b2954a (patch)
tree60753d507eb5a936eb80ae30c0b239b7480c5e8e /rtl/top
parent8ab171864291c74d0a22cac911bc8a8aee8a7d5b (diff)
Implemente byte-enable signal in stores
Diffstat (limited to '')
-rw-r--r--rtl/top/conspiracion.sv3
1 files changed, 3 insertions, 0 deletions
diff --git a/rtl/top/conspiracion.sv b/rtl/top/conspiracion.sv
index 450af54..62e71b3 100644
--- a/rtl/top/conspiracion.sv
+++ b/rtl/top/conspiracion.sv
@@ -40,6 +40,7 @@ module conspiracion
output wire [7:0] vga_dac_b
);
+ logic[3:0] data_be;
logic[29:0] addr;
logic[31:0] data_rd, data_wr;
logic reset_reset_n, cpu_clk, cpu_rst_n, cpu_halt, cpu_halted,
@@ -73,6 +74,7 @@ module conspiracion
.bus_addr(addr),
.bus_data_rd(data_rd),
.bus_data_wr(data_wr),
+ .bus_data_be(data_be),
.bus_ready(ready),
.bus_write(write),
.bus_start(start),
@@ -86,6 +88,7 @@ module conspiracion
.master_0_core_addr(addr),
.master_0_core_data_rd(data_rd),
.master_0_core_data_wr(data_wr),
+ .master_0_core_data_be(data_be),
.master_0_core_ready(ready),
.master_0_core_write(write),
.master_0_core_start(start),