summaryrefslogtreecommitdiff
path: root/rtl/core/fetch/prefetch.sv
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2022-09-26 10:29:41 -0600
committerAlejandro Soto <alejandro@34project.org>2022-09-26 10:29:41 -0600
commit6270090795a2897517dd435afcaa9eec9f74e027 (patch)
tree316c95d7b3d88c40e17a247164576186e20a7599 /rtl/core/fetch/prefetch.sv
parentdec51abad98cfdee3e0262ff667a53f510c33360 (diff)
Fix prefetch PC not advancing when buffer is empty
Diffstat (limited to 'rtl/core/fetch/prefetch.sv')
-rw-r--r--rtl/core/fetch/prefetch.sv2
1 files changed, 1 insertions, 1 deletions
diff --git a/rtl/core/fetch/prefetch.sv b/rtl/core/fetch/prefetch.sv
index 255bd4d..4a51e46 100644
--- a/rtl/core/fetch/prefetch.sv
+++ b/rtl/core/fetch/prefetch.sv
@@ -39,7 +39,7 @@ module core_prefetch
if(flush)
valid <= 0;
- else if(stall & fetched & ~&valid)
+ else if(fetched & ((stall & ~&valid) | ~|valid))
valid <= valid + 1;
else if(~stall & ~fetched & |valid)
valid <= valid - 1;