summaryrefslogtreecommitdiff
path: root/rtl/core/control/writeback.sv
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2022-11-07 13:52:12 -0600
committerAlejandro Soto <alejandro@34project.org>2022-11-07 14:28:50 -0600
commit280cb5bb42f56d13ae2043b955a7bf286022b0b7 (patch)
tree20a4c22ada00ad2c5ac6e65c864e4f7e8d5ead3d /rtl/core/control/writeback.sv
parentbf8bd4a00f1cdfc93b2f702f5f87918e66a2e361 (diff)
Quartus has not support for unique0
Diffstat (limited to 'rtl/core/control/writeback.sv')
-rw-r--r--rtl/core/control/writeback.sv14
1 files changed, 7 insertions, 7 deletions
diff --git a/rtl/core/control/writeback.sv b/rtl/core/control/writeback.sv
index 6a0afc8..733881c 100644
--- a/rtl/core/control/writeback.sv
+++ b/rtl/core/control/writeback.sv
@@ -38,7 +38,7 @@ module core_control_writeback
always_ff @(posedge clk) begin
wb_alu_flags <= alu_flags;
- unique0 case(next_cycle)
+ unique case(next_cycle)
TRANSFER:
if(mem_ready)
rd <= final_rd;
@@ -53,7 +53,7 @@ module core_control_writeback
rd <= mul_r_add_hi;
endcase
- unique0 case(next_cycle)
+ unique case(next_cycle)
ISSUE:
if(issue)
final_rd <= dec_data.rd;
@@ -70,7 +70,7 @@ module core_control_writeback
endcase
writeback <= 0;
- unique0 case(next_cycle)
+ unique case(next_cycle)
ISSUE:
writeback <= final_writeback;
@@ -84,7 +84,7 @@ module core_control_writeback
writeback <= 1;
endcase
- unique0 case(next_cycle)
+ unique case(next_cycle)
ISSUE:
final_writeback <= issue && dec.writeback;
@@ -93,7 +93,7 @@ module core_control_writeback
endcase
update_flags <= 0;
- unique0 case(next_cycle)
+ unique case(next_cycle)
ISSUE:
update_flags <= final_update_flags;
@@ -101,7 +101,7 @@ module core_control_writeback
final_update_flags <= 0;
endcase
- unique0 case(next_cycle)
+ unique case(next_cycle)
ISSUE:
final_update_flags <= issue && dec_psr.update_flags;
@@ -123,7 +123,7 @@ module core_control_writeback
wr_value <= q_alu;
endcase
- unique0 case(next_cycle)
+ unique case(next_cycle)
TRANSFER:
if(mem_ready)
wr_value <= mem_data_rd;