diff options
| author | Alejandro Soto <alejandro@34project.org> | 2022-11-07 12:57:48 -0600 |
|---|---|---|
| committer | Alejandro Soto <alejandro@34project.org> | 2022-11-07 13:31:15 -0600 |
| commit | aaf02562e4d49fc93df1f619e3fbd6c85c0e7951 (patch) | |
| tree | d7ae1d53f18950d370def5932553947c3af4f785 /rtl/core/control/select.sv | |
| parent | f78de55eef2e805e459064005daa08c7697d2273 (diff) | |
Implement multiplication control
Diffstat (limited to 'rtl/core/control/select.sv')
| -rw-r--r-- | rtl/core/control/select.sv | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/rtl/core/control/select.sv b/rtl/core/control/select.sv index ea9850b..46a16d7 100644 --- a/rtl/core/control/select.sv +++ b/rtl/core/control/select.sv @@ -14,6 +14,8 @@ module core_control_select pop_valid, input reg_num popped, final_rd, + mul_r_add_lo, + mul_r_add_hi, output reg_num ra, rb, @@ -40,6 +42,11 @@ module core_control_select if(cycle != TRANSFER || mem_ready) // final_rd viene de dec_ldst.rd rb <= pop_valid ? popped : final_rd; + + MUL_ACC_LD: begin + ra <= mul_r_add_hi; + rb <= mul_r_add_lo; + end endcase initial begin |