summaryrefslogtreecommitdiff
path: root/rtl/core/control/cycles.sv
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2023-10-03 07:44:27 -0600
committerAlejandro Soto <alejandro@34project.org>2023-10-03 07:44:27 -0600
commit6ddd97b7289b043c41ac65ae35931bd5b5acfaeb (patch)
treef03430dedaae6e02352e74d35d8daed174be6031 /rtl/core/control/cycles.sv
parent548187dfc392d0beef4cc86e7d3d22d885276e5d (diff)
rtl/core/control: reject strex after exceptions
Diffstat (limited to 'rtl/core/control/cycles.sv')
-rw-r--r--rtl/core/control/cycles.sv4
1 files changed, 4 insertions, 0 deletions
diff --git a/rtl/core/control/cycles.sv b/rtl/core/control/cycles.sv
index 5779990..772697d 100644
--- a/rtl/core/control/cycles.sv
+++ b/rtl/core/control/cycles.sv
@@ -18,6 +18,7 @@ module core_control_cycles
mul_ready,
pop_valid,
trivial_shift,
+ ldst_reject,
ldst_writeback,
data_snd_shift_by_reg,
@@ -109,6 +110,9 @@ module core_control_cycles
if(mem_ready && mem_fault)
next_state = ESCALATE;
+
+ if(ldst_reject)
+ next_state = ISSUE;
end
MUL: