summaryrefslogtreecommitdiff
path: root/rtl/cache/cache_control.sv
diff options
context:
space:
mode:
authorJulianCamacho <jjulian.341@gmail.com>2023-10-03 01:39:00 -0600
committerJulianCamacho <jjulian.341@gmail.com>2023-10-03 01:39:00 -0600
commit8c5a91578ca929f3a94b54628f6431c136dc417d (patch)
treed34b7e52de4494eee991950f70c5e537760df9af /rtl/cache/cache_control.sv
parent70d7dc9489f4d5b91d8138e0a341eec4ad7f15b0 (diff)
comentarios
Diffstat (limited to '')
-rw-r--r--rtl/cache/cache_control.sv1
1 files changed, 1 insertions, 0 deletions
diff --git a/rtl/cache/cache_control.sv b/rtl/cache/cache_control.sv
index 7186e95..85378d5 100644
--- a/rtl/cache/cache_control.sv
+++ b/rtl/cache/cache_control.sv
@@ -29,6 +29,7 @@ module cache_control
output ring_token out_token,
output logic out_token_valid,
+ // SeƱales para la SRAM
input addr_tag tag_rd,
input line data_rd,
input line_state state_rd,