summaryrefslogtreecommitdiff
path: root/Makefile
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2023-09-24 23:40:33 -0600
committerAlejandro Soto <alejandro@34project.org>2023-09-24 23:40:33 -0600
commit79b3a4f57f269f6243177a1bf0073646fef61413 (patch)
tree604e97b63d406ba0b67b1a622ace4154891869fd /Makefile
parentd4d9f5296b193f80ee7fc2e42e52d974249d09e0 (diff)
sim: fix silent fopen() fail
Diffstat (limited to '')
-rw-r--r--Makefile6
1 files changed, 3 insertions, 3 deletions
diff --git a/Makefile b/Makefile
index 8f5399d..1035ed3 100644
--- a/Makefile
+++ b/Makefile
@@ -7,8 +7,8 @@ SIM_DIR := sim
TB_SIM_DIR := $(TB_DIR)/sim
SIM_OBJ_DIR := $(OBJ_DIR)/$(TOP)/sim
VERILATOR := verilator
-CROSS_CC := arm-none-eabi-gcc
-CROSS_OBJCOPY := arm-none-eabi-objcopy
+CROSS_CC := $(CROSS_COMPILE)gcc
+CROSS_OBJCOPY := $(CROSS_COMPILE)objcopy
CROSS_CFLAGS := -O3 -Wall -Wextra -Werror
CROSS_LDFLAGS :=
@@ -35,7 +35,7 @@ sim/%: $(SIM_DIR)/sim.py $(TB_SIM_DIR)/%.py exe/$(TOP) $(SIM_OBJ_DIR)/%.bin
@$< $(TB_SIM_DIR)/$*.py $(OBJ_DIR)/$(TOP)/V$(TOP) $(SIM_OBJ_DIR)/$*.bin
vmlaunch: $(SIM_DIR)/sim.py $(SIM_DIR)/gdbstub.py exe/$(TOP)
- @$< $(SIM_DIR)/gdbstub.py $(OBJ_DIR)/$(TOP)/V$(TOP) u-boot/build/u-boot-dtb.bin
+ @$< $(SIM_DIR)/gdbstub.py $(OBJ_DIR)/$(TOP)/V$(TOP) u-boot/build/taller/u-boot-dtb.bin
$(SIM_OBJ_DIR)/%.bin: $(SIM_OBJ_DIR)/%
$(CROSS_OBJCOPY) -O binary --only-section=._img $< $@